Abstract -In this paper, we present a novel method to reduce the subthreshold swing (SS) of FETs below 60 mV/decade. Through modeling, we directly relate trap charge movement between the gate electrode and the gate dielectric to SS reduction. We experimentally investigate the impact of charge exchange between a Cu gate electrode and a 5-nm-thick amorphous Al 2 O 3 gate dielectric in an InGaZnO 4 thin-film transistor. Positive trap charges are generated inside the gate dielectric while the semiconductor is in accumulation. During the subsequent detrapping, the SS diminishes to a minimum value of 46 mV/decade at room temperature. Furthermore, we relate the charge trapping/detrapping effects to a negative capacitance behavior of the Cu/Al 2 O 3 metal-insulator structure.
I. INTRODUCTION
R ECENTLY, novel paths for steep subthreshold swing (SS) devices have received increased attention due to the need for lower power dissipation and higher energy efficiency in modern electronics. One of the main reasons has been the approach of intrinsic physical limits in conventional FETs, whose SS cannot be reduced below 60 mV/decade at room temperature [1] . This inherent scaling limit has triggered the investigation of various alternative device technologies and principles. The alteration of the channel conduction mechanism has been facilitated in tunnel-FETs [2] , [3] and impact-ionization-FETs [4] . Other approaches target gate amplification in suspended-gate structures [5] , [6] or with ferroelectric materials [7] - [9] . The latter ones have particularly been known as negative capacitance (NC) devices [6] , [7] .
NC has been observed in a variety of physical systems since the 1970s [10] - [12] . Until today, NC has been reported in, e.g., electrochemical systems (batteries [10] ), optoelectronics (e.g., light-emitting diodes [13] - [15] and laser diodes [13] ) as well as electronic devices (e.g., FETs [16] and Schottky diodes [17] - [19] ). In most cases, the phenomenon has been observed in the presence of traps for a wide range of materials, such as silicon [20] , [21] , III-V semiconductors [13] , [16] , [18] , [22] , [23] , and organic semiconductors [14] , [15] , [24] . Since Salahuddin and Datta [7] proposed the application of NC for steep SS FETs, ferroelectric materials have been subject of a number of reports showing their NC properties [25] - [27] . However, the other above-mentioned materials and underlying physical phenomena, exhibiting NC, have so far not become popular in the race for steep SS devices.
Up to now, charge trapping has been avoided when aiming for an improved SS as it typically deteriorates FET switching [28] , [29] . Nevertheless, recent work proposed charge trapping from the gate electrode as an approach to increase the gate capacitance leading to an increased drain current I D [30] . Similarly, charge exchange between the gate electrode and a floating gate metal embedded into the gate-stack has been lately investigated for a reduction of the operating voltage [31] .
In this paper, we evaluate a new approach by demonstrating that charge trapping can be used as a tool to decrease the SS.
Through modeling, we demonstrate how the gate electrodedielectric charge exchange rate can cause effective switching amplification. Our experimental validation shows a minimum SS of 46 mV/decade at room temperature for charge detrapping, and is thus delivering the desired breakthrough of the 60 mV/decade-limit. Furthermore, we experimentally confirm that NC behavior can be observed in our constituted material stack. This paper provides a starting point for the investigation of novel avenues for steep SS devices.
II. DEVICE CONCEPT AND ARCHITECTURE
In this section, the basic device concept for the theoretical modeling and the experimentally realized device architecture are presented. The device concept is based on charge 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. exchange between the gate electrode and the gate dielectric [see Fig. 1 Fig. 1(b) . The situation without any trap charge is represented by the black dashed lines showing band bending in the semiconductor (accumulation) and the voltage drop over the gate dielectric. The existence of positive trap charge causes then additional semiconductor band bending and a nonlinear down-bending of the gate dielectric. The nonlinearity is caused by the finite distance of the trap charge from the gate electrode and its spatial distribution. For simplicity, we assume for the modeling that the gate dielectric band shift is linear and V Ch is located at the interface between the gate dielectric and the gate metal (light blue). In Fig. 2 , the experimental device architecture, which leads to the constituted device concept, is introduced. The gate dielectric with intrinsic trap states is realized by lowtemperature atomic-layer deposition of Al 2 O 3 . An optical micrograph of an experimentally realized TFT is shown in 
III. ELECTRICAL CHARACTERISTICS
The transfer characteristic of a TFT at two different maximum gate-source voltages V GS,max is presented in Fig. 3(a) . The characteristics at V GS,max = 1 V and V GS,max = 2 V have been acquired at sweep rates of 5.5 and 11 mV/s, respectively. We also investigated faster sweep rates up to 1600 mV/s and found similar behavior compared with the results that are presented here. The TFT shows a counterclockwise hysteresis in I D , which indicates a positive charge trapping when V GS is positive. This positive charge generation is initiated by channel electron tunneling through the gate dielectric (see I G in Fig. 3(a) , (i)). In the back sweep, I G has a peak around V GS = 0 V, which represents the detrapping of the positive charge (see Fig. 3 (a), (ii)). The forward sweep SS is not significantly influenced by charge trapping showing a minimum value of >80 mV/decade, whereas the minimum back sweep SS is strongly reduced yielding 54 and 46 mV/decade for V GS,max = 1 V and V GS,max = 2 V, respectively [ Fig. 3(b) ]. The reduction of the SS is caused by simultaneous detrapping of the positive charge and the semiconductor transition from accumulation to depletion. The material parameters, such as gate dielectric thickness and gate electrode material, influencing the charge trapping/detrapping behavior and related device physics are investigated in detail in [32] . The output characteristic of the TFT is displayed in Fig. 3 (c) with typical linear and saturation regimes. The slight I D reduction at V GS = 2 V and V DS > 2 V can be attributed to detrapping on the drain side as the gate-drain voltage V GD reaches values down to −0.5 V.
IV. MODELING
The modeling section is divided into the fitting of the experimental data (A.) and the theoretical modeling of SS (B.). For that purpose, it is assumed that V Ch impacts I D through a capacitive coupling to the semiconductor surface potential sem and that V Ch acts as a V GS -controlled voltage source at the gate in superposition with V GS .
A. Fitting of the Experimental Data
The detrapping by resonant tunneling reveals the trap charge energy distribution where the I G peak represents the energy center of the trap charge [34] . Its relation to V GS (i.e. the gate metal's Fermi energy) can be used to assess the impact of the changing trap charge on the TFT switching characteristics. The detrapping of the trap charge as a function of V GS is weighted by computing the integral of the negative back sweep I G (green) over V GS , yielding the detrapping function F(V GS ) (red) [see Fig. 4 ]. A relative measure for the amount of trap charge can then be approximated by γ (V GS ) = (1 − F/F max ), where F max is the maximum value of F (in this example at V GS = −2 V). Hence, γ is a normalized version of F, where initially γ = 1, and finally γ = 0 after the detrapping is completed.
The flowchart in Fig. 5 represents the functional sequence of the fitting procedure. The above-mentioned determination of the fitting function is represented in steps 1 and 2.
The impact of the capacitively coupled trap charge on the semiconductor channel can be described by the voltage V Ch , which is justifiable as the charge is proportional to the voltage in a capacitor (Q Ch = C Ch · V Ch ). The use of V Ch facilitates the superposition with V GS and enables fitting without the exact knowledge of the amount of charge Q Ch or its distance from the semiconductor channel (which is embedded in the Fig. 4 . Gate current I G in a TFT. (i.) and (ii.) denote the positive charge trapping and detrapping, respectively. The negative I G peak represents the charge energy distribution in the gate dielectric [34] . The integral of I G yields the detrapping function F(V GS ). The fitting factor γ(V GS ) is defined by the normalized integral in the form of γ(V GS ) = (1 − F/Fmax). The application of γ(V GS ) for the fitting is described in Fig. 5 .
trap charge capacitance C Ch ). Thus, the relative change of V Ch is described by V Ch (V GS ) = γ (V GS ) · V Ch,max , where the maximum amount of trap charge is represented by the maximum trap charge voltage V Ch,max (step 3). V Ch,max is used as a fitting parameter. It is assumed that the I D of the V GS forward sweep is negligibly influenced by charge trapping and thus it is regarded as a reference for the fitting procedure. The fitting approach directly relates the forward sweep I D to the back sweep I D thereby utilizing the extracted detrapping function (i.e. γ ). The superposition of V Ch and V GS is realized by applying V Ch as a shift of the reference (forward) I D on the V GS axis (step 4). V Ch,max is iteratively changed until the fit (shifted forward sweep I D ) and the experimental back sweep I D agree with each other (steps 5 and 3*). Finally, the SS of the fit and the experimental data are compared (step 6). An exemplary final fitting result for I D is reported in Fig. 6 , while Fig. 7 shows V Ch,max and the static threshold voltage shift V Th as a function of V GS,max . The rise of both quantities demonstrates increased charge trapping for higher V GS,max , which is caused by an increased tunneling I G for higher positive V GS [32] .
B. Theoretical Modeling of the Subthreshold Swing (SS)
In accordance with Fig. 1(b) , we assume that the trap charges generate V Ch which acts on sem in superposition with V GS . The introduction of V Ch into the system leads to the following relationship for the voltages in the MOS structure:
where V DE is the voltage over the gate dielectric and V FB is the flat-band potential. From [35] , we know that the subthreshold I D can be approximated with I D ≈ exp(β · sem ) with β = q/(k B · T ), where q is the elemental electric charge, k B is Boltzmann's constant, and T is the temperature. The equation for the subthreshold slope S is given by
Consequently, the relationship between S and sem is In our case, sem also depends on V Ch , which is a function of V GS . With β 0 = (β/ln (10) ), this leads to the following expression for S:
The first part of this equation, declared as S 0 , is identical to S for a standard FET [35] and the second part provides our amplification factor α S . Therefore, (4) can be simplified to
The final SS expression becomes
Thus, we have found that α S depends on the change rate of V Ch . In the following, we verify that our experimentally realized TFT complies with the above-described theoretical model and that the obtained α S accurately describes the SS change in our devices. As a starting point, we plot V Ch , that was obtained by the previously described fitting approach, as a function of V GS . The resulting V Ch for two different V GS,max is displayed in Fig. 8 , while the marked slopes indicate the regions with the highest change rate. With the help of (5), the V Ch versus V GS dependence can be numerically transformed into α S (valid for V GS < V Th ). The result is shown in Fig. 9 together with the experimentally obtained back sweep SS. Evidently, the magnitude of ∂ V Ch /∂ V GS + 1 (i.e. α S for V GS < V Th ) rises with a greater V GS,max . Additionally, the V GS positions for the maximum of ∂ V Ch /∂ V GS + 1 and the minimum SS approach each other for greater V GS,max , which results in an increased impact of the charge detrapping on the TFT switching. The shift of this detrapping maximum towards negative V GS indicates that the trap charge distribution extends into a greater depth within the gate dielectric. Our calculations, and especially the result shown in (6) , are validated in Fig. 10 . The forward sweep SS (not shown) is shifted by V Ch , which corrects for the static impact of V Ch . Then, the shifted forward sweep SS (blue) is divided by α S (black). The results (red) match with the experimental back sweep SS (green) and, hence, confirm the validity of our modeling approach. The minimum forward sweep SS divided by α S for different V GS,max is compared with the experimental back sweep SS in Fig. 11 . Minimum SS for different maximum gate-source voltages V GS,max . The measured back sweep SS is compared with the fit which consists of the measured forward sweep SS divided by the amplification factor α S .
V. IMPEDANCE-VOLTAGE MEASUREMENTS
The confirmation of the capacitive coupling of V Ch to the FET channel lets us conclude that our experimentally investigated device stack contains NC components, which cause the SS reduction. Consequently, we investigate their existence in impedance-voltage measurements. For that purpose, we compare Cu-Al 2 O 3 -IGZO MOS capacitors and Cu-Al 2 O 3 -Ti/Au/Ti MIM capacitors. The resulting capacitance density, extracted with the parallel RC circuit model from the impedance measurement, and phase θ are displayed in Fig. 12(a) and (b) , respectively. The MOS capacitor has the typical semiconductor capacitance transition from depletion to accumulation with a counterclockwise hysteresis caused by the positive V Ch . Interestingly, the MIM capacitor shows NC (positive phase θ ) at positive voltage, which occurs when the charge generation has a high rate and the tunneling current is large [see also I G in Fig. 3(a) ]. This configuration appears to be similar to the NC reported in Schottky diodes under forward bias condition [17] - [19] , which has mainly been observed at low frequencies [17] , [18] and is related to charge carrier capture/emission processes at traps close to the metal-insulator interface [18] , [19] , [22] . These trap charging mechanisms, which are typically slow processes, can lead to a time delayed modulation of the dielectric tunnel barrier [23] . Hence, the trap charging current itself as well as a trap-related change in the tunneling transmission can both lead to to a NC response, where the measured current lacks behind the applied voltage.
For the back sweep, θ of both structures rises when the charges are detrapped, leading to a capacitance increase. The θ peak of the MOS capacitor appears in the same voltage range as the negative I G peak [see inset, Fig. 12(b) ] confirming the relation between the increase of θ and the detrapping. The accompanied capacitance increase is an indirect sign of NC because the series connection of a positive and a negative capacitance can result in an overall larger capacitance [27] . The co-existance of a capacitance rise and an SS reduction below 60 mV/decade for the MOS devices indicate such NC components in this material system. Concluding, these results suggest that the SS reduction is caused by an embedded/hidden NC that becomes active during charge exchange between the gate dielectric and the gate electrode.
VI. CONCLUSION AND OUTLOOK
In summary, we have found that charge exchange between the Cu gate electrode and the Al 2 O 3 gate insulator has a strong impact on IGZO TFTs. In our experimental results, I D shows counterclockwise hysteresis and the SS reduces down to a minimum value of 46 mV/decade at room temperature. We mentioned in [32] that, in this device, the positive charge generation originates from impact ionization or multiphonon ionization at positive voltage and the detrapping is achieved through resonant tunneling. The latter, causing the SS reduction, appears to be promising for steep transistor switching. This mechanism can be further investigated in quantum well gate stacks where both trapping and detrapping (from the gate) happens through resonant tunneling, which may lead to reduced hysteresis and steep SS in both sweep directions.
With our modeling, we have proven that the specifically defined amplification factor α S applies to all FETs, where V Ch capacitively couples to sem . As a condition, an SS reduction requires that V Ch changes in the same direction as V GS , and consequently, α S becomes >1. Finally, the existence of NC in our material stack was shown by impedance-voltage measurements. In conclusion, the charge exchange between the gate electrode and the gate insulator provides a novel opportunity for the investigation of ultrasteep SS devices. Gerhard Tröster (SM'93) has been a Full Professor of Electronics with ETH Zürich, Zürich, Switzerland, since 1993. His current research interests include signal processing, wireless sensor networks, wearable computing, smart textiles applying flexible, and organic electronics.
